User Tools

Site Tools


projects:maps:mapsadapter:rahmenpulsmodul:overview

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
projects:maps:mapsadapter:rahmenpulsmodul:overview [2020/01/31 17:21]
carsten
projects:maps:mapsadapter:rahmenpulsmodul:overview [2020/02/03 10:53] (current)
carsten [Internal pictures]
Line 1: Line 1:
 +☚ [[projects:maps:overview|Back]] ★
 +
 ====== Rahmenpuls-Modul ====== ====== Rahmenpuls-Modul ======
  
Line 7: Line 9:
 {{:projects:maps:mapsadapter:rahmenpulsmodul:belegung_pxi-7811_neu.png?nolink&600 |Belegung PXI7811 neu }} {{:projects:maps:mapsadapter:rahmenpulsmodul:belegung_pxi-7811_neu.png?nolink&600 |Belegung PXI7811 neu }}
    
 +Yellow inputs receive "Rahmenpulse" which maybe different for each of the up to 64 designated Transformators. That is due to the  inhomogenus structur of timing zones in GSI. Frontside of the NI-FPGA Board splits the 160 Inputs of FPGA into four connectors. The related Ni cable combines two of those connectors each at one cable side to on 68 pin connector at the other side. Therefore one cable is directed to Rahmenpulsmodul and the other to MAPS-Interface to receive commands from users at distant client PCs: they choose four of maximal 64 trafos to be displayed. For those beam source and beam target information is received from MAPS-Bus. FPGA-programm shout manage information flow from bus and select the realated four timing inputs. They must be directed towards the related ADC boards out of eight to sample the trafo pulses if they arise. Pulses then are displayed together even they occure at the same time!
 +
 +To get an impression see folowing Dokument for UNILAC-Timing zones (Thanks to C.Andre):  {{ :projects:maps:mapsadapter:rahmenpulsmodul:unilac_timing_kurzform.doc |UNILAC-Timing 2009}}.
 +
 +The idaer shout be to combine all those AC-transformators inside the same time zone at same ADCs for being sampled from the same trigger!
  
  
 ===== Designated Diploma Signal Flow to NI-FPGA "NI87xx" ===== ===== Designated Diploma Signal Flow to NI-FPGA "NI87xx" =====
  
-Old setup:\\ +Old setup: Here the designated signal distribution does not face the two different signal sources which has to be reached which one cable each!
  
 {{:projects:maps:mapsadapter:rahmenpulsmodul:belegung_pxi-7811_alt.png?nolink&600 |}}\\  {{:projects:maps:mapsadapter:rahmenpulsmodul:belegung_pxi-7811_alt.png?nolink&600 |}}\\ 
Line 28: Line 35:
 [[projects:maps:mapsadapter:rahmenpulsmodul:rahmenplsback|Board "Rahmenplsback"]]: collects Rahmenpulse from back of chassis. [[projects:maps:mapsadapter:rahmenpulsmodul:rahmenplsback|Board "Rahmenplsback"]]: collects Rahmenpulse from back of chassis.
  
-[[projects:maps:mapsadapter:rahmenpulsmodul:amp68vg96|Board AMP68VG96]]: adapts Rahmenpuls signals from backplane via VG-connectors to front connectors (68-pin 0.050 D-Type).\\ \\ +[[projects:maps:mapsadapter:rahmenpulsmodul:amp68vg96|Board AMP68VG96]]: adapts Rahmenpuls signals from backplane via VG-connectors to front connectors (68-pin 0.050 D-Type). 
  
 ===== Internal pictures ===== ===== Internal pictures =====
Line 35: Line 42:
  
 {{ :projects:maps:mapsadapter:rahmenpulsmodul:rahmenpulseinschub_offen.jpg?direct&800 |Rahmenpusmodul open}} {{ :projects:maps:mapsadapter:rahmenpulsmodul:rahmenpulseinschub_offen.jpg?direct&800 |Rahmenpusmodul open}}
 +
 +===== Infos zu Trafos und Timing =====
 +
 +[[projects-internal:uni-bcts:ov-uni-bcts|Trafos und Timing]] ☛
 +
 +----
 +☚ [[projects:maps:overview|Back]] ★
projects/maps/mapsadapter/rahmenpulsmodul/overview.1580487705.txt.gz · Last modified: 2020/01/31 17:21 by carsten