This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Last revision Both sides next revision | ||
projects:maps:mapsadapter:rahmenpulsmodul:overview [2020/02/01 15:53] carsten [The realized signal flow through the for IO-connectors of PXI-7811R is:] |
projects:maps:mapsadapter:rahmenpulsmodul:overview [2020/02/03 09:55] carsten [The realized signal flow through the for IO-connectors of PXI-7811R is:] |
||
---|---|---|---|
Line 9: | Line 9: | ||
{{: | {{: | ||
- | Yellow inputs receive " | + | Yellow inputs receive " |
+ | |||
+ | To get an impression see folowing Dokument for UNILAC-Timing zones (Thanks to C.Andre): | ||
+ | |||
+ | The idaer shout be to combine all those AC-transformators inside the same time zone at same ADCs for being sampled from the same trigger! | ||
===== Designated Diploma Signal Flow to NI-FPGA " | ===== Designated Diploma Signal Flow to NI-FPGA " | ||
- | Old setup:\\ | + | Old setup: |
{{: | {{: |