This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | |||
ds:projects:cryring:cups [2016/01/28 18:33] haraldbraeuning |
ds:projects:cryring:cups [2019/08/19 10:17] haraldbraeuning |
||
---|---|---|---|
Line 8: | Line 8: | ||
===== Hardware ===== | ===== Hardware ===== | ||
- | | VME crate | Elma VME 044-680 (8 slots) | sdvme009 | + | | VME crate | Elma VME 044-680 (8 slots) | sdvme014 |
| FEC | Men A20 | sddsc022 | | | | | FEC | Men A20 | sddsc022 | | | | ||
| Timing Receiver | Vetar 2a | | | | | | Timing Receiver | Vetar 2a | | | | | ||
- | | ADC | SIS3302 | 0x30000000 | channel | + | | ADC | SIS3302 | 0x30000000 | channel |
| | | | ||
| | | | ||
| | | | ||
+ | | | SIS3302 | 0x50000000 | channel 0 | YR01DC1 | | ||
+ | | | ||
+ | | | ||
+ | | | SIS3302 | 0x60000000 | channel 0 | YRE1DC1 (temporary) | | ||
| I/O | SIS3820 32bit output register | 0x40000000 | bit 0-7 | YRT1DC2 | | | I/O | SIS3820 32bit output register | 0x40000000 | bit 0-7 | YRT1DC2 | | ||
| | | | ||
| | | | ||
| | | | ||
- | | I/O | SIS3820 16 bit I/O | 0x42000000 | + | | |
+ | | | ||
+ | | | ||
+ | | | SIS3601 32bit output register | 0x40020000 | bit 0-7 | YRE1DC1 (temporary) | ||
Line 26: | Line 33: | ||
| | | channel 2 | YRT1DC6 | | | | | channel 2 | YRT1DC6 | | ||
| | | channel 3 | YRT1DC7 | | | | | channel 3 | YRT1DC7 | | ||
+ | | | | channel 4 | YR01DC1 | | ||
+ | | | | channel 5 | YR07DC2 | | ||
+ | | | | channel 6 | YR11DC3 | | ||
+ | | | | channel 8 | YRE1DC1 (temporary) | | ||